

PROTECTION PRODUCTS Description

TWGMC are surge rated diode arrays designed to protect high speed data interfaces. The Az series has been specifically designed to protect sensitive components which are connected to data and transmission lines from overvoltage caused by electrostatic discharge **(ESD)**, electrical fast transients **(EFT)**, and **lightning**.

The unique design of the Az series devices incorporates eight surge rated, low capacitance steering diodes and a TVS diode in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground. The internal TVS diode prevents over-voltage on the power line, protecting any downstream components.

The Az1213 has a low typical capacitance of 3pF and operates with virtually no insertion loss to 1GHz. This makes the device ideal for protection of high-speed data lines such as USB 2.0, Firewire, DVI, and gigabit Ethernet interfaces.

The low capacitance array configuration allows the user to protect four high-speed data or transmission lines. The low inductance construction minimizes voltage overshoot during high current surges. They may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 (\pm 15kV air, \pm 8kV contact discharge).

Features

- ♦ ESD protection for high-speed data lines to IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact) IEC 61000-4-4 (EFT) 40A (5/50ns) IEC 61000-4-5 (Lightning) 12A (8/20µs)
- Array of surge rated diodes with internal TVS Diode
- Small package saves board space
- Protects four I/O lines
- Low capacitance: **3pF** typical
- Low clamping voltage
- ◆ Low operating voltage: 5.0V
- Solid-state silicon-avalanche technology


Mechanical Characteristics

- ◆ JEDEC SOT-23 6L package
- Molding compound flammability rating: UL 94V-0
- Marking : V05
- Packaging : Tape and Reel


Applications

- USB 2.0 Power and Data Line Protection
- Video Graphics Cards
- Monitors and Flat Panel Displays
- Digital Video Interface (DVI)
- 10/100/1000 Ethernet
- Notebook Computers
- SIM Ports
- ATM Interfaces
- IEEE 1394 Firewire Ports

Schematic and PIN Configuration









Absolute Maximum Rating

Rating	Symbol	Value	Units
Peak Pulse Power (tp = $8/20\mu s$)	P _{pk}	300	Watts
Peak Pulse Current (tp = 8/20µs)	I _{PP}	12	A
ESD per IEC 61000-4-2 (Air) ESD per IEC 61000-4-2 (Contact)	V _{ESD}	15 8	kV
Lead Soldering Temperature	T	260 (10 sec.)	°C
Operating Temperature	Tj	-55 to +125	°C
Storage Temperature	T _{stg}	-55 to +150	°C


Electrical Characteristics


AZ1213-04S								
Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units		
Reverse Stand-Off Voltage	V _{RWM}	Pin 5 to 2			5	V		
Reverse Breakdown Voltage	V _{BR}	I _t = 1mA Pin 5 to 2	6			V		
Reverse Leakage Current	I _R	V _{RWM} = 5V, T=25°C Pin 5 to 2			5	μA		
Forward Voltage	V _F	I _f = 15mA			1.2	V		
Clamping Voltage	V _c	I _{pp} = 1A, tp = 8/20µs Any I/O pin to Ground			12.5	V		
Clamping Voltage	V _c	I _{pp} = 5A, tp = 8/20µs Any I/O pin to Ground			17.5	V		
Junction Capacitance	C _j	V _R = 0V, f = 1MHz Any I/O pin to Ground		3	5	pF		
		V _R = 0V, f = 1MHz Between I/O pins		1.5		pF		



Typical Characteristics










Power Derating Curve











Clamping Voltage vs. Peak Pulse Current





Normalized Capacitance vs. Reverse Voltage





Applications Information







Applications Information Device Connection Options for Protection of Four High-Speed Data Lines


The Az1213 TVS is designed to protect four data lines from transient over-voltages by clamping them to a fixed reference. When the voltage on the protected line exceeds the reference voltage (plus diode V_F) the steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. Data lines are connected at pins 1, 3, 4 and 6. The negative reference (REF1) is connected at pin 2. This pin should be connected directly to a ground plane on the board for best results. The path length is kept as short as possible to minimize parasitic inductance. The positive reference (REF2) is connected at pin 5. The options for connecting the positive reference are as follows:

- 1. To protect data lines and the power line, connect pin 5 directly to the positive supply rail (V_{cc}). In this configuration the data lines are referenced to the supply voltage. The internal TVS diode prevents over-voltage on the supply rail.
- 2. The Az1213 can be isolated from the power supply by adding a series resistor between pin 5 and V_{cc} . A value of $100k\Omega$ is recommended. The internal TVS and steering diodes remain biased, providing the advantage of lower capacitance.
- 3. In applications where no positive supply reference is available, or complete supply isolation is desired, the internal TVS may be used as the reference. In this case, pin 5 is not connected. The steering diodes will begin to conduct when the voltage on the protected line exceeds the working voltage of the TVS (plus one diode drop).


ESD Protection With RailClamps®

TWGMC are optimized for ESD protection using the rail-to-rail topology. Along with good board layout, these devices virtually eliminate the disadvantages of using discrete components to implement this topology. Consider the situation shown in Figure 1 where discrete diodes or diode arrays are configured for rail-to-rail protection on a high speed line. During positive duration ESD events, the top diode will be forward biased when the voltage on the protected line exceeds


Data Line and Power Supply Protection Using Vcc as reference



Data Line Protection with Bias and Power Supply Isolation Resistor



Data Line Protection Using Internal TVS Diode as Reference





Applications Information (continued)

the reference voltage plus the V_F drop of the diode. For negative events, the bottom diode will be biased when the voltage exceeds the V_F of the diode. At first approximation, the clamping voltage due to the characteristics of the protection diodes is given by:

$$V_c = V_{cc} + V_F$$
 (for positive duration pulses)
 $V_c = -V_F$ (for negative duration pulses)

However, for fast rise time transient events, the effects of parasitic inductance must also be considered as shown in Figure 2. Therefore, the actual clamping voltage seen by the protected circuit will be:

ESD current reaches a peak amplitude of 30A in 1ns for a level 4 ESD contact discharge per IEC 61000-4-2. Therefore, the voltage overshoot due to 1nH of series inductance is:

$$V = L_p di_{rep}/dt = 1X10^{-9} (30 / 1X10^{-9}) = 30V$$

Example:

Consider a V_{cc} = 5V, a typical V_{F} of 30V (at 30A) for the steering diode and a series trace inductance of 10nH. The clamping voltage seen by the protected IC for a positive 8kV (30A) ESD pulse will be:

V_c = 5V + 30V + (10nH X 30V/nH) = 335V

This does not take into account that the ESD current is directed into the supply rail, potentially damaging any components that are attached to that rail. Also note that it is not uncommon for the V_F of discrete diodes to exceed the damage threshold of the protected IC. This is due to the relatively small junction area of typical discrete components. It is also possible that the power dissipation capability of the discrete diode will be exceeded, thus destroying the device.

The RailClamp is designed to overcome the inherent disadvantages of using discrete signal diodes for ESD suppression. The RailClamp's integrated TVS diode




Figure 1 - "Rail-To-Rail" Protection Topology (First Approximation)





Figure 2 - The Effects of Parasitic Inductance When Using Discrete Components to Implement Rail-To-Rail Protection







Applications Information (continued)

helps to mitigate the effects of parasitic inductance in the power supply connection. During an ESD event, the current will be directed through the integrated TVS diode to ground. The maximum voltage seen by the protected IC due to this path will be the clamping voltage of the device.

Video Interface Protection

Video interfaces are susceptible to transient voltages resulting from electrostatic discharge (ESD) and "hot plugging" cables. If left unprotected, the video interface IC may be damaged or even destroyed. Protecting a high-speed video port presents some unique challenges. First, any added protection device must have extremely low capacitance and low leakage current so that the integrity of the video signal is not compromised. Second, the protection component must be able to absorb high voltage transients without damage or degradation. As a minimum, the device should be rated to handle ESD voltages per IEC 61000-4-2, level 4 (±15kV air, ±8kV contact). The clamping voltage of the device (when conducting high current ESD pulses) must be sufficiently low enough to protect the sensitive CMOS IC. If the clamping voltage is too high, the "protected" device may latch-up or be destroyed. Finally, the device must take up a relatively small amount of board space, particularly in portable applications such as notebooks and handhelds. The Az1213 is designed to meet or exceed all of the above criteria. A typical video interface protection circuit is shown in Figure 4. All exposed lines are protected including R, G, B, H-Sync, V-Sync , and the ID lines for plug and play monitors.

Universal Serial Bus ESD Protection

The Az1213 may also be used to protect the USB ports on monitors, computers, peripherals or portable systems. Each device will protect up to two USB ports (Figure 5). When the voltage on the data lines exceed the bus voltage (plus one diode drop), the internal rectifiers are forward biased conducting the transient current away from the protected controller chip. The TVS diode directs the surge to ground. The TVS diode also acts to suppress ESD strikes directly on the voltage bus. Thus, both power and data pins are protected with a single device.




Figure 4 - Video Interface Protection





Figure 5 - Dual USB Port Protection







DVI Protection


The small geometry of a typical digital-visual interface (DVI) graphic chip will make it more susceptible to electrostatic discharges (ESD) and cable discharge events (CDE). Transient protection of a DVI port can be challenging. Digital-visual interfaces can often transmit and receive at a rate equal to or above 1Gbps. The high-speed data transmission requires the protection device to have low capacitance to maintain signal integrity and low clamping voltage to reduce stress on the protected IC. The Az1213 has a low typical insertion loss of <0.4dB at 1GHz (I/O to ground) to ensure signal integrity and can protect the DVI interface to the 8kV contact and 15kV air ESD per IEC 61000-4-2 and CDE.

Figure 7 shows how to design the Az1213 into the DVI circuit on a flat panel display and a PC graphic card. The Az1213 is configured to provide common mode and differential mode protection. The internal TVS of the Az1213 acts as a 5 volt reference. The power pin of the DVI circuit does not come out through the connector and is not subjected to external ESD pulse; therefore, pin 5 should be left unconnected. Connecting pin 5 to Vcc of the DVI circuit may result in damage to the chip from ESD current.

10/100 ETHERNET PROTECTION


Ethernet ICs are vulnerable to damage from electrostatic discharge (ESD). The internal protection in the PHY chip, if any, often is not enough due to the high energy of the discharges specified by IEC 61000-4-2. If the discharge is catastrophic, it will destroy the protected IC. If it is less severe, it will cause latent failures that are very difficult to find.


10/100 Ethernet operates at 125MHz clock over a twisted pair interface. In a typical system, the twistedpair interface for each port consists of two differential signal pairs: one for the transmitter and one for the receiver, with the transmitter input being the most sensitive to damage. The fatal discharge occurs differentially across the transmit or receive line pair and is capacitively coupled through the transformer to the Ethernet chip. Figure 8 shows how to design the Az1213 on the line side of a 10/100 ethernet port to provide differential mode protection. The common mode isolation of the transformer will provide common mode protection to the rating of the transformer isolation which is usually >1.5kV. If more common mode protection is needed, figure 9 shows how to design the Az1213 on the IC side of the 10/100














10/100 ETHERNET PROTECTION CONT'

Ethernet circuit to provide differential and common mode protection. The Az1213 can not be grounded on the line side because the hi-pot test requires the line side not to be grounded.



Applications Information - SPICE Model



Az 1213-04S Spice Parameters						
Parameter	Unit	D1 (LCRD)	D2 (LCRD)	D3 (TVS)		
IS	Amp	10E-14	10E-14	10E-14		
BV	Volt	180	20	8.59		
٧J	Volt	0.62	0.59	0.6		
RS	Ohm	0.31	0.37	0.500		
IBV	Amp	1E-3	1E-3	1E-3		
CJO	Farad	3E-12	1E-12	360E-12		
TT	sec	2.541E-9	2.541E-9	2.541E-9		
М		0.01	0.01	0.334		
N		1.1	1.1	1.1		
EG	eV	1.11	1.11	1.11		